A Theory for Software-Hardware Co-Scheduling for ASIPs and Embedded Processors
نویسندگان
چکیده
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded processors. Existing techniques deal with either scheduling hardware pipelines to obtain higher throughput or software pipeline — an instruction scheduling technique for iterative computation — loops for exploiting greater ILP. We integrate these techniques to co-schedule hardware and software pipelines to achieve greater instruction throughput. In this paper, we develop the underlying theory of co-scheduling, called the ModuloScheduled Pipeline (or MS-Pipeline) theory. More specifically, we establish the necessary and sufficient condition for achieving the maximum throughput in a given pipeline operating under modulo scheduling. Further, we establish a sufficient condition to achieve a specified throughput, based on which we also develop a methodology for designing the hardware pipelines that achieve such a throughput.
منابع مشابه
A Generic Model of Embedded System to Enable Dynamic Self- Reconfigurable Applications
ASIPs and reconfigurable processors are architectural choices to extend the capabilities of a given processor. ASIPs suffers from fixed hardware after design, while ASIPs and reconfigurable processors suffer from the lack of a pre-established instruction set, making it difficult to program. An intermediate solution, reconfigurable coprocessors systems (RCSs), contains dedicated hardware (coproc...
متن کاملRACE: A Rapid, ArChitectural Simulation and Synthesis Framework for Embedded Processors
Increasingly, embedded systems designers tend to use Application Specific Instruction Set Processors (ASIPs) during the design of application specific systems. However, one of the design metrics of embedded systems is the time to market of a product, which includes the design time of an embedded processor, is an important consideration in the deployment of ASIPs. While the design time of an ASI...
متن کاملProcessor Stew
THE PAST SEVERAL years have seen a growth in what we might call ‘‘processorcentric design’’ in embedded systems and complex system-on-chip devices. In this design style, more and more of the product function is migrated away from dedicated hardware blocks and onto software running on fixed-instructionset-architecture (ISA) processors, and applicationspecific instruction-set processors (ASIPs). ...
متن کاملComputer Aided Embedded Systems Design
This paper gives an overview of the existing approaches to the hardware/software codesign of embedded systems. We discuss all the steps in the design trajectory. The common approach of adding dedicated hardware to accelerate the software (by way of a FPGA or ASIC coprocessor) is judged as not worth the effort. The multi-processor framework of ASIPs (application specific instruction set processo...
متن کاملInstruction Set De nition and Instruction Selection for ASIPsJohan
Application Speciic Instruction set Processors (ASIPs) are eld or mask programmable processors of which the architecture and instruction set are opti-mised to a speciic application domain. ASIPs ooer a high degree of exibility and are therefore increasingly being used in competitive markets like telecommunications. However, adequate CAD techniques for the design and programming of ASIPs are mis...
متن کامل